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ABSTRACT 
  
Transmission lines are the basic building blocks of any RF and microwave circuits. The 
width of a microstripline increases as the characteristic impedance is lowered for a 
given substrate. Wide microstriplines suffer from spurious and higher order modes at 
higher frequencies and may not behave as transmission lines. This means the lower 
limitation for a realisable microstripline is about 10 ohm. In this project microstriplines 
with characteristic impedances of 7 ohm and 25 ohm at a frequency of 2 GHz were 
designed and realised using the artificial transmission lines (ATL) concept. Detailed 
theoretical analysis and circuit and EM simulations were used for the design and 
implementation of the ATLs. Taconic TLY-5 substrate was used for the PCB 
fabrication. The substrate thickness was 0.787 mm and the dielectric constant was 2.2. 
The measured results were de-embedded and compared with the simulation results. The 
detailed procedure of modelling and de-embedding of an SMA connector is also given. 
 
The 25 ohm ATL was realised using microstriplines only, where as microstriplines and 
chip capacitors were used in realising the 7 ohm ATL. The measured characteristic 
impedance of the 25 ohm ATL was 24.4 ohm and the measured electrical length of the 
25 ohm ATL was 180 degrees at 2.1 GHz. To realise a 25 ohm ATL with 90 degrees 
electrical length, the half-wavelength 25 ohm ATL geometry was cut into half and one 
of the half geometries was EM simulated. The EM simulated electrical length of the   
25 ohm ATL was 90 degrees at 1.9 GHz. The measured characteristic impedance of the 
7 ohm ATL was 5.9 ohm and the measured electrical length of the 7 ohm ATL was    
90 degrees at 1.8 GHz.  
 
 ii 
The main advantage of an ATL is size reduction. A 25 ohm meandered microstrip line 
(substrate thickness = 0.787 mm, dielectric constant = 2.2) with 180 degrees electrical 
length at 2 GHz has a size of 34 mm x 15 mm. The 25 ohm ATL with 180 degrees 
electrical length at 2.1 GHz was realised in a size of 22 mm x 19 mm. The design of the 
25 Ω ATL resulted in 18 percent reduction in area compared to the meander line. A      
7 ohm conventional microstripline (substrate thickness = 0.787 mm, dielectric constant 
= 2.2) with 90 degrees electrical length at 1.8 GHz has a size of about 28 mm x 27 mm. 
The 7 ohm ATL with 90 degrees electrical length at 1.8 GHz was realised in a size of                    
7 mm x 8.4 mm which is only 8 percent of the conventional 7 ohm microstripline area.  
 
In general, a spacing of 3h where h is the substrate thickness is required between the 
adjacent microstriplines. In this project detailed investigations were done to see if the 
spacing can be reduced without any detrimental coupling affects and a spacing of        
0.6 mm was used. This reduction in spacing has resulted in reduced size of the ATL. 
 
For an asymmetrical power splitter based on the Wilkinson topology, the power splitter 
output power split ratio depends on the square of the characteristic impedances of the 
quarter-wavelength arms. In this project an asymmetrical power splitter was designed 
and realised using a 7 ohm ATL and a 25 ohm ATL as the quarter-wavelength arms. 
The desired centre frequency of the power splitter was 2 GHz and the measured centre 
frequency was 1.6 GHz. At the centre frequency the phase difference between the 
output ports of the power splitter will be zero. The simulated power split ratio was   
10.1 dB and the measured power split ratio was 13 dB. The power split ratio calculated 
using the measured characteristic impedances of the ATLs (24.4 ohm and 5.9 ohm) will 
be 12.4 dB which is very close to the measured power split ratio. 
 iii
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CHAPTER ONE 
INTRODUCTION 
 
Nowadays development of wireless communication systems demands more functionality 
in a smaller physical size. This requires complex circuit design and miniaturisation. The 
transmission lines i.e. microstriplines, strip lines, coplanar wave guides etc. form an 
integral part of the communication systems. Generally the overall size of the 
conventional transmission lines is large for applications in the wireless communication 
frequency range up to 2 GHz. So by miniaturising the transmission lines the size of the 
communication system can be reduced. There are many novel ways of miniaturisation of 
transmission lines.  
 
Meandering of the transmission lines [1], [2] is one common way of miniaturisation. In 
meandering the level of miniaturisation is determined by the number of meander sections 
and tightness of meandering. Each meander will have four bends thus adding four 
discontinuities. More meander sections will result in many discontinuities. The gap 
between adjacent bends of the meander line can be reduced to further minimise the size 
but this tight meandering will result in increased parasitic coupling between transmission 
line sections [1]. Also the existence of sharp corners may limit the use of meandering at 
higher frequencies. In a meandered microstripline, the limitation of the high frequency 
will depend on the number of bends, bends with sharp corners and spacing between the 
bends.    
 
Space-filling is another technique used for miniaturisation [3], [4]. A space-filling curve 
acts like a thread passing through every cell in a multi dimensional space so that every 
2 
cell visited only once; therefore the space-filling curves do not self-intersect. The     
space-filling curves are simple to draw and are self-similar. There are basically two types 
of space-filling curves i.e., closed space-filling and open space-filling. A closed       
space-filling curve starts and ends at the same point in a unit square, where as an open 
space-filling curve starts and ends at the opposite ends of a unit square. The Sierpinski 
fractal space-filling curve [5] is an example of closed space-filling curve as shown in 
Fig. 1.1 (a), and Minkowski fractal space-filling curve [6] is an example of open        
space-filling curve as shown in Fig. 1.1 (b). One of the main characteristics of these 
curves is that they can have very large perimeter while confined to a small area. The 
effective size reduction depends on the space-filling curve, compression ratio and the 
associated coupling between segments [3].  
           
 
 
 
 
 
  
              Figure 1.1  (a) Closed space-filling curve.  (b) Open space-filling curve. 
 
Size reduction can also be achieved by introducing capacitances at strategic points [7-9]. 
In a capacitively loaded Wilkinson power divider [7] as shown in Fig. 1.2, for zero 
reflection from all ports and infinite isolation between the output ports, the value of      
C2 = 2C1 and R = 2Zx. The transmission line length ℓ is dependent on the values of C1 
and Zx. By choosing suitable values of C1 and Zx, ℓ can be reduced. For ℓ = λ/10, the 
required values of Zx and C1 are 120 Ω and 0.12 pF at 10 GHz. The miniaturisation of the 
 
 
 
    (a)   (b) 
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transmission lines depend on the fabrication limitations because of the requirement of  
higher Zx and the availability of a low value of capacitance C1. Very low capacitances 
can be realised by using open circuit stubs. Open circuit stubs are used in the 
miniaturisation of branch-line couplers [10, 11].  
  
 
 
 
 
 
Figure 1.2   Capacitively loaded Wilkinson power divider.  
 
The artificial transmission lines (ATL) concept is another method of miniaturisation  
[12-20].  A transmission line when periodically loaded with reactive elements can 
behave as a normal transmission line if the spacing between the consecutive reactive 
elements is much smaller than the guide wavelength. Such a periodic structure is known 
as an ATL. A shunt capacitance loaded ATL structure has reduced characteristic 
impedance and reduced phase velocity compared to a normal transmission line. The 
ATLs have similar behaviour in terms of phase, magnitude and characteristic impedance 
as normal transmission lines but smaller in size. Some of the ATL realisation methods 
[18-20], are more suited to monolithic microwave integrated circuits (MMICs). For 
example in [19], metal insulated metal (MIM) capacitors were used; in [20], ATLs were 
realised using miniaturised microstriplines (MMSL) comprising of air bridges and 
support posts. In the MMSL, the MIM capacitor effect is achieved by the support posts 
and the ground plane. The characteristic impedance can be increased or decreased by the 
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length of the support post or the width of the strip.  Fig. 1.3 shows a MMSL with air 
bridges and support posts. 
 
 
 
 
Figure 1.3   Miniaturised microstripline. 
 
Power splitters are used extensively in RF/microwave amplifiers and many other test and 
communication equipment. Among all power dividers, the Wilkinson topology is widely 
used [21]. The 2-way equal power splitter is a typical application of the Wilkinson 
structure, because it is simple to design and easy to realise. On the contrary, realising an 
asymmetrical power splitter based on the Wilkinson topology is difficult due to 
restrictions on fabrication. For an asymmetrical power splitter based on the Wilkinson 
topology the ratio of the power output depends on the ratio of the characteristic 
impedance of the quarter-wavelength arms. For example a 1:4 Wilkinson power splitter 
requires one of the quarter-wave arms characteristic impedance equal to 160 Ω and the 
other quarter-wave arm characteristic impedance equal to 40 Ω. In practice, the 
maximum characteristic impedance of a realisable microstrip is limited to around 120 Ω, 
although it depends on the dielectric constant and the thickness of the substrate. So 
realising a 160 Ω transmission line using conventional microstrip structure is 
impractical. The 1:4 Wilkinson power splitter can also be realised by using a 100 Ω and 
a 25 Ω quarter-wave arms. The minimum characteristic impedance of a realisable 
microstripline is limited to around 40 Ω and realising a 25 Ω transmission line using 
conventional microstrip structure is difficult. 
 
 
Support  
post       
 Air bridge     Ground plane  
Substrate 
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To overcome the limitations in realising the higher characteristic impedance, novel 
design methods have to be used to increase the characteristic impedance of the 
microstripline for a given width, so that it can be fabricated. Different methods have 
been used in realising the asymmetrical power splitter [22-27] based on the Wilkinson 
power splitter with one of the arms using high impedance quarter-wave transmission 
line. In [22], the high impedance quarter-wave transmission line of the asymmetrical 
power splitter was realised using lumped elements. In [23-25], the high impedance 
transmission line was realised by adopting a defective ground system (DGS). In a DGS 
the microstripline has etched defects in the ground plane. The advantage of using the 
DGS under the microstripline is that the characteristic impedance of the microstripline 
increases due to the effective inductance generated by the DGS. By using this method, 
microstriplines with characteristic impedances around 200 Ω were achieved. 
 
An asymmetrical power splitter can also be realised using the low impedance 
transmission line as one of the quarter-wave arms. So far very limited research was done 
in realising a very low impedance transmission line. In [20], a low impedance coplanar 
wave guide was realised using MMSL, which is very difficult to fabricate because of the 
air bridges and support posts.  
 
In this thesis, a miniaturised asymmetrical power splitter was realised using low 
impedance transmission lines. The low impedance transmission lines were realised using 
the ATL concept. The low impedance transmission lines also find applications in high 
current laser diodes [28] and in matching networks where low impedance devices such as 
power FETs [29], high electron mobility transistors (HEMT), pseudomorphic HEMT’s 
(pHEMT) or photodiodes are used.  
6 
1.1 Thesis Structure 
 
In this project the ATL concept is used for miniaturisation. The theory of the ATL and 
the involved design equations are presented in Chapter 2. AWR Microwave Office was 
used for the circuit and EM simulation. Chapter 3 discusses the software used. 
 
In this project, the transmission lines with characteristic impedances of 25 Ω and 7 Ω 
were realised using the ATL concept. Chapters 4 and 5 of this thesis discuss the design 
and realisation of the 25 Ω and 7 Ω ATLs respectively. Using these two ATLs an 
asymmetrical power splitter was realised based on the Wilkinson power splitter. The 
asymmetrical power splitter is a three-port network with unequal power outputs but with 
no phase difference between the two output ports. All the three port impedances were   
50 Ω. Chapter 6 of this thesis discusses the realisation of the asymmetrical power splitter 
that uses the 25 Ω and 7 Ω ATLs. The conclusions of this thesis are given in Chapter 7. 
 
Standard PCB technology was used for fabricating the ATLs and the asymmetric power 
splitter, because they were constructed entirely using microstriplines and lumped 
elements. Taconic TLY-5 substrate with thickness of 0.787 mm and dielectric constant 
(r) of 2.2 was used in this project. The data sheet of the substrate material is attached in 
Appendix 1. Surface mount chip capacitors were used in realising the 7 Ω ATL; the data 
sheet of the chip capacitor is attached in Appendix 2. The circuit and EM simulations 
and experimental results were used to confirm the design approach for the ATLs and the 
asymmetrical power splitter. 
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CHAPTER TWO 
THEORY OF ARTIFICIAL TRANSMISSION LINES 
2.1 Theory  
A transmission line or a wave-guide periodically loaded with reactive elements is 
referred to as a periodic structure [30]. Fig. 2.1 shows a periodic structure comprising a 
transmission line periodically loaded with shunt capacitances Cp. The transmission line 
is characterised by its characteristic impedance ZoTL and its phase velocity νpTL.  A 
periodic structure shown in Fig. 2.1 can be visualised as a number of unit cells 
connected in cascade. The unit cell is defined as one period of the structure. 
 
A periodic structure behaves as a normal transmission line when the unit cell length d 
is sufficiently small (less than 0.1g) compared to the guide wavelength. Such a 
periodic structure is known as an artificial transmission line (ATL) [12].  The ATL 
shown in Fig. 2.1 has reduced characteristic impedance and phase velocity compared to 
ZoTL and νpTL. Reduced phase velocity means an ATL as shown in Fig. 2.1 can be 
shorter than a conventional transmission line for the same electrical length.  
 
 
 
 
 
 
 
 
Figure 2.1   A periodic structure. 
 
 
C p   
d  
  
unit cell
ZoTL νpTL
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2.2 ABCD matrix of a of Short Length Transmission Line 
Fig. 2.2 shows a lossless transmission line of length d.  
 
 
 
Figure 2.2   Short length of a transmission line. 
 
The transmission line is described by its characteristic impedance ZoTL and its phase 
velocity νpTL. The characteristic impedance and phase velocity are related to the 
distributed inductance L (H/m), and distributed capacitance C (F/m): 
 
C
LZoTL   (1)
 
 .
1
LCTLp
  (2)
 
The distributed parameters, L and C can be obtained by solving equations (1) and (2):                           
 
L = 
TLp
oZ

TL  
 
(3)
 C = 
TLpTLo
Z 
1
.       (4)
 
The ABCD matrix of a transmission line of arbitrary length is [31] : 
 
 
 
 
ABCDTL = 



)cos(
)sin(
)sin()cos(
d
Z
dj
djZd
TL
TLo
TL
TLoTL


 (5)
where   TL  = 
pTL
  , (6)
ZoTL νpTL
        d 
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and ω is the angular frequency equal to 2πf. When d is much smaller than the 
wavelength (d << λ), TL d << 1, and hence: 
 ,
2
)(1)cos(
2dd TLTL
   (7)
 
 
dd TLTL  )sin( . (8)
 
Substituting (7) and (8) in (5), the ABCD matrix of a short length of transmission line 
is: 
 ABCDTL  










2
)(
1
2
)(1
2
2
d
Z
dj
djZd
TL
o
TL
TLo
TL


.                   (9)
 
Using equations (1), (2) and (6): 
 
 ABCDTL  










2
)()(1
2
)()(1
2
2
LCdCdj
LdjLCd


.    (10)
 
Fig. 2.3 shows a lowpass LC T-network. 
 
    
 
  
Figure 2.3   Lumped element equivalent of a short length transmission line. 
 
 
 
 
   
 
L1/2 L1/2 
C1 
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The ABCD matrix of the lowpass filter shown in Fig. 2.3 can be written as [31]: 
 ABCDLC = 
 
 










2
1
2
1
11
2
1
1
11
2
CLCj
LjCL


. (11)
 
Comparing the ABCD matrix of the lowpass LC network (11) with the ABCD matrix of 
the short length of transmission line (10), it can be seen that they have same functional 
behaviour with respect to ω, and are identical if: 
 L1 = Ld (12)
 
 
C1= Cd. (13)
The conclusion is that a short length of transmission line can be modelled as a lowpass 
LC network as shown in Fig. 2.3 or alternatively, a lowpass LC network shown in    
Fig. 2.3 can be modelled as a short length of a transmission line. This result is used in 
the analysis of an ATL.  
 
2.3 Characteristic impedance and phase velocity of an ATL 
 
Fig. 2.4 shows a unit cell of an ATL comprising of a short length of a transmission line 
of length d (d < 0.1 λg) loaded by a shunt capacitance Cp.  
 
 
                                                    
Figure 2.4   A unit cell of an ATL. 
 
    d 
Cp 
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In section 2.2 it was shown that a short length of a transmission line can be modelled as 
a lowpass LC network and L1 = Ld, C1= Cd. Using these findings a unit cell can be 
modelled as shown in Fig. 2.5. . 
     
     
  
                                   
Figure 2.5   Equivalent circuit of a unit cell.   
       
 
Comparing Fig. 2.3 with Fig. 2.5,  
 L1 = Ld   and   C1= Cd + Cp. (14)
 
From (14), the effective distributed parameters of an ATL comprised of unit cells 
shown in Fig. 2.5 are:                                            
 L1/d = L (15)
 
            C1/d = C + Cp/d. (16)
 
Using (2), the phase velocity of an ATL, 
 
 
νpATL = 



 
d
C
CL p
1
 .      
(17)
 
The characteristic impedance of the ATL, oATLZ  can be obtained by substituting the 
values L1/d and C1/d from (15) and (16) respectively in (1), 
 
d
C
C
LZ
p
oATL

  . 
(18)
 
Ld/2 Ld/2 
Cd/2 Cd/2 Cp 
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From (17) and (18), it can be noted that the phase velocity and the characteristic 
impedance reduce with increasing the shunt capacitance.  
  
2.4 Design equations for the ATL 
 
An artificial transmission line structure with N unit cells is shown in Fig. 2.6. Each unit 
cell is of length d (d << λg) and has a shunt capacitance Cp.  
 
 
 
 
 
Figure 2.6   An ATL structure with N unit cells. 
  
The electrical length [12] of the ATL structure shown in Fig. 2.6 is: 
 
ΦATL= dNβATL 
 
(19)
where N is number of unit cells and  
 βATL = 
pATL
 . (20)
 
Substituting (20) in (19), the electrical length of the ATL is [12]: 
 ΦATL = 


 
d
C
CLdN p  .     (21)
 
 
Cp 
 d 
1st unit cell 
ZoTL νpTL
Cp 
d
Nth unit cell 
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Rearranging (18):     
 
oATL
p
Z
L
d
C
CL 


  . (22)
Substituting (22) in (21) and rearranging:  
 d = 
LN
ΦZ ATLoATL
 . (23)
 
Substituting the value of L from (3) in (23), the equation for d, can be written as [12]: 
 
 d = 
NZ
vΦZ
oTL
pTLATLoATL
 . (24)
From equation (18) the lumped capacitance Cp is: 
 Cp = dCZ
L
oATL



 2 . (25)
Substituting the value of d from (24) in (25), 
 
 Cp = 






 
NZ
vΦZ
C
Z
L
oTL
pTLATLoATL
oATL 2 . (26)
 
Substituting the values of L and C from (3) and (4) in (26) and rearranging: 
 
 
 Cp = 
oATLoTL
oATLoTLATL
ZZN
ZZΦ
2
22 )(

  . (27)
 
For a given transmission line (ZoTL, νpTL) and required values of ZoATL and ATLΦ , the 
value of shunt capacitance Cp can be found by using (27) [12].  
 
 
 
 
 
 14 
Open circuit stubs may be used in place of shunt capacitances. Fig. 2.7 shows an ATL 
with shunt open circuit stubs. 
 
 
 
 
Figure 2.7   An ATL with shunt stubs. 
 
The input admittance of an open circuit stub is: 
 
oStub
StubStub
Stub Z
lj
Y
)tan(  (28)
where 
pStub
Stub 
  . 
 
The admittance of a capacitor is pCj and the input admittance of the open circuit stub 
needs to be equal to the capacitor admittance. Therefore [12] :                         
 
oStub
StubStub
p Z
ljCj )tan(  . (29)
Rearranging (29): 
 )(tan
1 1
poStub
Stub
Stub CZl 
 , (30)
 
where stub length lStub has to be much smaller than the guide wavelength                 
(lStub << λg/10). 
 
The choice of ZoTL and ZoStub determine the width of the main transmission line and the 
stub respectively. The characteristic impedances are related to the width of the 
microstrip [31] : 
d
unit cell 
ZoTL νpTL 
ZoStub, νpStub 
lStub 
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











 

 


 

1for
444.1ln667.0393.1
120
1for
4
8ln60
h
W
h
W
h
W
h
W
h
W
W
h
Z
eff
eff
o



 . 
(31)
              
The phase velocity of a microstrip is related to an effective dielectric constant eff : 
 νp = 
eff
c
  (32)
where [31]: 
 
 





Wh
rr
eff
/121
1
2
1
2
1  . (33)
 
 
In this chapter, the theory of the ATL and the various design equations required to 
realise the ATL were shown. These design equations were used in designing the ATLs 
and the design and realisation of the ATLs is explained in Chapters 4 and 5. 
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CHAPTER THREE 
 CAD TOOLS USED  
 
Applied Wave Research’s Microwave Office (MWO) 1 2004, version 6.5 was used for 
the circuit and the EM simulations. A substrate (TYL-5 Taconic) with dielectric 
constant r = 2.2 and thickness h =0.787 mm was used in this project. As per the data 
sheet attached in Appendix 1, the dielectric loss tangent (tan δ) at 2 GHz is 0.005. The 
detailed description of the circuit simulation is given in section 3.1 and the description 
of the EM simulation is given in section 3.2. 
 
3.1 Circuit simulation 
 
A schematic is a graphical representation of a circuit. Schematics were created using a 
database of lumped elements, microstriplines, transmission lines, substrates, sources 
and ports etc. In this project the ATLs were realised using microstriplines and the chip 
capacitors. When microstriplines are used in the circuit simulation, the substrate details 
have to be defined in the schematic. 
 
Microwave Office database contains microstrip elements such as lines (microstriplines, 
traces, open and short circuited stubs etc.), junctions (T-junctions, crosses) and bends. 
These elements are useful in simulating a circuit layout. The microstrip elements can be 
circuit models or EM models. The circuit model consists of formulas describing the 
                                                 
1 Microwave Office 2004, AWR corp.  http://web.awrcorp.com/ 
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electrical properties of the element. The EM discontinuity models use the results of the 
full-wave EM solutions of the discontinuity to more accurately model the discontinuity 
as a parameterised circuit element.  
 
In Microwave Office circuit simulator, sub-circuits can be added to the schematics. A          
sub-circuit is a circuit block that can be a schematic, a net list, an EM structure or a 
data file. To add a data file as a sub-circuit, the data file needs to be imported. In this 
project EM structures and data files were used as sub-circuits. 
 
In schematics the parameters can be made as variables. The variables can be tuned 
using a real-time tuner to see the effects on the responses or can be optimised setting 
optimisation goals. This feature of tuning and optimisation was used in this project. 
 
3.2 EM simulation 
 
The circuit simulator does not take into account of parasitic coupling effects between 
the transmission lines. To account for parasitic coupling, an electromagnetic (EM) 
simulator was used. The EM simulator uses Maxwell's equations to compute the 
response of a structure from its physical geometry. EM simulators can simulate highly 
arbitrary structures. In addition, EM simulators are not subject to many of the 
constraints of the circuit models because they use fundamental equations to compute 
the response. EMSight is the EM simulator in Microwave Office. EMSight is a        
full-wave EM solver based on a modified spectral-domain method of moments (MoM) 
[32]. The spectral-domain method of moments has been widely used for microstriplines 
and other planar structures [33]. This method is used to accurately determine the    
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multi-port scattering parameters for passive planar structures. The planar structures 
include vias, vertical metal sheets and any number of layers of metal traces embedded 
in a stratified dielectric substrate.  The planar structures are predominantly made of 
microstriplines, striplines, coplanar waveguides and PCBs (single and multiple layers). 
As the current project is based on microstrip structures, spectral-domain method of 
moments is more suitable for the EM simulations. However EMSight cannot be used 
for solving 3D arbitrary structures (require volume mesh technique) such as structures 
with slant boundaries and curved surfaces. 
 
The planar structure to be analysed is placed in a metal enclosure. The enclosure 
defines the boundary conditions, the dielectric materials for each of the layers and the 
cell size. In EMSight, the boundary conditions for the sidewalls of the enclosure are 
always perfect conductors and cannot be modified. The top and bottom boundaries are 
by default perfect conductors and can be modified as per the application. In this project 
perfect conductors were used for top and bottom boundaries. 
  
EMSight requires at least two dielectric layers to be defined. In this project microstrip 
structures were simulated and modelled with two dielectric layers: the top dielectric 
was air and the lower dielectric was the substrate with εr of 2.2 and tan δ of 0.005. The 
separation between the EM structure and the top boundary was kept more than λg/10. 
Fig. 3.1 illustrates the dialog box used for setting up the dielectric layers in EMSight. 
In the dielectric layers setup, the thickness, the dielectric constant and the loss tangent 
of the dielectric are mentioned. In Fig. 3.1, layer 2 defines the substrate used in the 
simulation; thickness = 0.787 mm, εr = 2.2 and tan δ = 0.005. For multilayered circuits, 
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the layers can be added by using the “add above’ and “add below” menu controls. Each 
layer can be coloured differently for better visibility and easy identification. 
 
 
 
 
 
 
 
 
Figure 3.1  Dielectric layers setup in EMSight.    
 
EMSight automatically generates gridded and variable cell size mesh which places 
smaller cells in areas that have high variations in current densities and large cells in 
areas with less current variation. Most circuits require a cell size smaller than 1/100 of 
the wavelength of the highest frequency of analysis. The cell size also depends on the 
dimension of the structure and the complexity of the structure. A large cell size results 
in unacceptable errors due to the incorrect modelling of the distributed effects across 
the cell. Although a small cell results in more accurate calculations, it also results in a 
longer computation time and more memory is required. The cell size also sets the 
geometric resolution. A cell size of 0.1 mm x 0.1 mm allows one to define the 
geometric features down to 0.1 mm. In this project, a cell size of 0.1 mm by 0.1 mm 
was used wherever possible. Figure 3.2 illustrates the dialog box used for setting up the 
cell size and the enclosure dimensions in EMSight. 
 
 
Dielectric layers 
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Figure 3.2  Enclosure dimensions and cell size setup in EMSight. 
 
A box defines the boundaries on four sides of the circuit substrate. The box size 
depends on the size of the structure to be simulated. The X and Y –axis dimensions in 
Fig. 3.2 are the box dimensions (length and the width). The H dimension includes the 
substrate thickness and the air above the substrate. The box (metal enclosure) behaves 
as a rectangular cavity and will resonate when the length of the box equals to the half 
guide wavelength or the multiples of half guide wavelength. The box resonance can 
have a significant effect on the S-parameters in a small band centred around the 
resonance frequency. The best way to avoid the box resonance is to decrease the box 
dimensions so that the resonant frequency falls out of the wanted frequency band.  
 
EMSight supports different types of ports. Edge ports and internal ports were used in 
this project. To avoid coupling, a gap of more than three times the substrate thickness is 
left between the EM structure and the sidewalls of the enclosure. If the side walls are 
too close to the circuit then the circuit’s fringing fields may interact with the side walls. 
 
Enclosure (box) dimensions and cell size  
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The length of line from the enclosure sidewalls (port) to the reference planes is called a 
feedline. EMSight performs automatic de-embedding to find out the S-parameters of 
the EM structure using the reference planes. De-embedding removes the effects of the 
port discontinuities and the feedlines from the results of the simulation.  Fig. 3.3 
illustrates the edge ports, the feedlines and the reference planes; the feedlines have a 
thick black line indicating the length to be removed in the de-embedding process. 
 
 
 
 
 
 
Figure 3.3   Edge ports, feedlines and reference planes. 
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CHAPTER FOUR 
25 Ω ARTIFICIAL TRANSMISSION LINE 
4.1 Introduction 
A 25 Ω microstripline with 180° electrical length at 2 GHz will be 6.1 mm wide and  
53 mm long if laid on a 0.787 mm thick substrate with a dielectric constant of 2.2. Such 
a wide and long microstrip will consume lot of PCB area. Meandering could be used 
for miniaturisation but as explained in Chapter 1, it would reduce the bandwidth due to 
bends [1], and tight meandering may result in increased parasitic coupling. To achieve 
compact size compared to a meandered structure, the ATL concept [12-20] was used to 
realise a 25 Ω transmission line with an electrical length of 180° at 2 GHz.                  
A 0.787 mm thick Taconic TLY-5 substrate with a dielectric constant of 2.2 was used 
for the ATL fabrication. 
 
 An ATL can be constructed as shown in Fig. 4.1 using the design equations derived in 
Chapter 2. 
 
             
           
   
Figure 4.1  An ATL structure. 
 
As a compact structure is desired, meandering and space-filling techniques were used 
to achieve a smaller structure as shown in Fig. 4.2. In the right hand illustration in       
d   
ZoStub ,
  lStub
ZoTL νpTL
νpStub 
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Fig. 4.2, the open circuited stubs facing each other may have some interaction because 
of the fringe fields.   
 
 
 
Figure 4.2  Meandering and space-filling for further size reduction. 
                                             
In general a spacing of 3h [34], where h is the thickness of the substrate, is required 
between adjacent microstriplines to avoid any parasitic coupling between them. In   
Fig. 4.2, it can be seen that the size of the structure can be reduced if the spacing 
between the stubs is reduced. In this project a detailed study has been carried out to see 
the effect of placing the stubs closer (spacing less than 3h) and the details of the 
experiment and the results are given in section 4.2. The parametric analysis was carried 
out to find out the most suitable parameters for realising the 25 Ω ATL and the details 
of the analysis is given in section 4.3. The circuit and EM simulation setup and the 
results are given in sections 4.4 and 4.5 respectively. Details of the ATL 
characterisation is given in section 4.6. The experiment description and the test fixture 
modelling and optimisation for the de-embedding process are given in sections 4.7 and 
4.8. The 25 Ω ATL raw measured data and the de-embedded measured data are given in 
section 4.9 and the size comparison of the ATL with a meandered 25 Ω microstripline 
is given in section 4.10. 
4.2 Stub spacing 
If a substrate of 0.787 mm thickness is used then the recommended spacing between 
adjacent stubs is 2.4 mm, and if there are large numbers of stubs used then the stubs 
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will occupy large amount of space. To find out the minimum space required between 
adjacent stubs without any parasitic coupling effects, EM simulations were carried out 
for the stubs placed with different spacing between them. In this particular analysis, 
several 12 mm long (about 0.1 g  at 2 GHz), 1 mm wide open circuit stubs with 
spacing between them varied from 0.6 mm to 2.4 mm were EM simulated. The input 
admittances of the individual stubs were plotted against the frequency.  
 
The input admittance of an open circuit stub:    
 ,
)tan(
o
in Z
ljY   (34)
where 
g
 2     ( g is the guide wavelength)   (35)
 
and 
efff
c
g  
, 
(36)
εeff  is the effective dielectric constant calculated using equation (33). 
 
For a 1 mm wide microstrip on a substrate with εr of 2.2, thickness of 0.787 mm and at        
2 GHz, the guide wavelength  g  can be calculated using equation (36) and is equal 
to 112.1 mm.  Using (31), the characteristic impedance Zo is equal to 83.7 Ω. 
Substituting the values of Zo and g in (34) the input admittance Yin for a 12 mm (λg/10) 
long and 1 mm wide open circuit microstrip stub at 2 GHz is j9.55 mS. 
 
Fig. 4.3 shows the setup for the EM simulation of eight open circuit stubs. The box and 
the cell size are shown in Fig. 4.3. 
 
 
 25
 
 
 
 
 
 
 
 
 
 
 
Figure 4.3  EM simulation setup for the 12 mm stubs with variable spacing. 
 
The EM simulation results are shown in Fig. 4.4 to 4.6. 
 
     
 
 
 
 
 
 
 
 
                 Figure 4.4  Input admittances of 12 mm stubs with 2.4 mm spacing. 
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Figure 4.5  Input admittances of 12 mm stubs with 1.2 mm spacing. 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.6  Input admittances of 12 mm stubs with 0.6 mm spacing. 
 
It can be seen from the graphs shown in Fig. 4.4 to Fig. 4.6 that the input admittance of 
the 12 mm stub is in the range of 9.5 mS to 9.8 mS at 2 GHz as calculated using (34). It 
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can be seen from Fig. 4.4 to Fig. 4.6 that the input admittance of all the stubs is same 
irrespective of the position of the stub, indicating that there is no coupling between the 
stubs. The results show that the spacing rule [34] of 3h between adjacent stubs may not 
be hard and fast. It can be concluded that the stubs can be placed as close as 0.6 mm 
without any detrimental coupling effects.  
4.3 Parametric analysis 
The parametric analysis was carried out to find out the most suitable parameters i.e. the 
width of the transmission line (WTL), the stub length (ℓStub), the stub width (WStub), and 
the unit cell length (d) for realising the 25 Ω ATL.  
 
In Chapter 2, relationships between the parameters of an ATL - namely WTL, ℓStub, WStub 
and d were developed. In this section, the relationship between the parameters of the 
ATL was analysed with imposed constraints such as minimum width of the 
microstripline of 0.5 mm (fabrication limitation) and maximum length of the stub 0.1λg. 
The parametric analysis was based on ATL= 180 at f = 2 GHz, ZoATL = 25 Ω,               
h = 0.787 mm, and r = 2.2. Detailed description of the analysis and results are 
presented in the following sections. 
4.3.1    Relation between ATL length and WTL 
If there are N unit cells in an ATL, then the total length of the ATL is Nd. The equation 
(24) can be rearranged as: 
 ATL length = Nd = 
oTL
pTLATLoATL
Z
vZ


, (37)
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where the various parameter are defined in Fig. 4.7. Given WTL, the characteristic 
impedance of the microstripline ZoTL can be calculated using (31), and pTL can be 
calculated using (32). Using (37), the relation between the ATL length and WTL is 
shown in Fig. 4.8. It is clear from Fig. 4.8 that, if WTL is reduced, then the ATL length 
decreases. 
 
d 
   ℓStub 
WTL 
WStub 
 
 Figure 4.7  An artificial transmission line structure. 
 
 
 
 
 
 
 
 
 
Figure 4.8  Plot of the ATL length versus WTL. 
 
4.3.2     Relation between Cp and WTL 
Using (27) the relationship between Cp and WTL for various values of N is shown in   
Fig. 4.9.  
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Figure 4.9  Plot of Cp versus WTL. 
 
It can be seen in Fig. 4.9 that, increasing the width of the microstripline reduces the 
capacitance required, which means short stubs can be used. It can also be seen that 
larger the value of N smaller the Cp. The variation in Cp is very small for N = 20 and 
above. So N = 20 was chosen for further parametric analysis. 
 
4.3.3    Relation between ℓStub and WStub 
Using (30), the relationship between ℓStub and WStub for various values of WTL and N 
fixed at 20 is shown in Fig. 4.10. Equation (31) was used to obtain ZoStub from WStub.  
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Figure 4.10  Plot of ℓStub versus WStub. 
 
It can be noticed in Fig. 4.10 that the maximum ℓStub value plotted is smaller than    
11.2 mm (0.1 λg) and that means all the stub lengths in the graph can be considered for 
realising the 25 Ω ATL. From Fig. 4.10 it is evident that an ATL with similar 
characteristics can have short stub lengths if wide stubs are used. But the stub width 
has to be smaller than d.  
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lengths require wide stubs; Fig. 4.11 illustrates this. Also if s is the minimum spacing 
between two stubs then d will be dependent on the stub width. So wide stubs mean that 
d will be large and so the ATL length will increase. 
 
 
 
 
  
                                                                                  
Figure 4.11  Illustration of the relation between width and length of the stub.  
 
Using the graphical analysis explained above, the following parameter values were 
chosen for realising the 25 Ω ATL. WStub = 1 mm and N = 20. With a minimum stub 
spacing, s, of 0.6 mm, the minimum unit cell length, d, will be 1.6 mm and the ATL 
length Nd will be 32 mm. From Fig. 4.8, it can be seen that for an ATL length of        
32 mm, WTL is 3.3 mm. To confirm the values obtained from graphs, numerical 
calculations were done using the equations derived in Chapter 2. These calculations 
were performed with WTL = 3.3 mm and N = 20. For an ATL with characteristic 
impedance ZoATL of 25 Ω and phase length ΦATL of 180º at 2 GHz, d can be calculated 
using equation (24). For a microstrip of WTL = 3.3 mm, ZoTL equals to 40.1 Ω (using 
(31)). The Phase velocity pTLv  was calculated using equation (32), with the effective 
dielectric constant calculated using equation (33). 
 
Substituting the values of ZoATL, ΦATL, N, ZoTL, ω, and νpTL in equation (24),   
                                                       d = 1.68 mm.   
WTL WTL
ℓStub1 
WStub1 < WStub2 ; ℓStub1 > ℓStub2 
Nd Nd 
WStub1 
WStub2 
ℓStub2 
Equivalent to     
equivalent to 
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Similarly Cp was calculated using equation (27) and Cp = 0.305 pF. The capacitance Cp 
was realised using an open circuit stub. For WStub = 1 mm, using equation (31),        
ZoStub = 83.5 Ω. The length of the stub was calculated using equation (30) and          
ℓStub =5.6 mm. 
 
The final values used for realising the 25 Ω ATL are tabulated in table 4.1. 
Parameter            Value 
WTL 3.3 mm 
N    20 
WStub    1 mm 
Cp 0.305 pF 
d 1.68 mm 
ℓStub   5.6 mm 
Table 4.1  Parameter values for the 25 Ω ATL. 
 
 
4.4 Circuit simulation of the 25 Ω ATL 
Fig. 4.12 shows the schematic of the 25 Ω ATL based upon the parameters given in 
table 4.1. The ATL consists of 25 unit cells (N=25); the first and the last elements are 
microstriplines with length d/2 and width 3.3 mm.  The schematic is based on Fig. 2.6. 
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Figure 4.12  Schematic of the 25 Ω ATL with shunt capacitors. 
 
The capacitors are placed at the centre of the unit cells. The input and output ports are 
with impedance z1, where the z1 is set to 25 Ω. The substrate details for the 
microstriplines are provided in the schematic.  First circuit simulation was carried out 
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with lumped capacitors (Cp). The S-parameter simulation results with the port reference 
impedance equal to 25 Ω are shown in Fig. 4.13.  
 
 
 
 
 
 
 
 
 
 
Figure 4.13  Circuit simulated S-parameter responses of the 25 Ω ATL with shunt 
capacitors (Port reference impedance = 25 Ω). 
 
The magnitude response of S22 is not shown in Fig. 4.13 and it will be same as the 
magnitude response of S11 because the circuit is symmetric. The S11 magnitude 
response in Fig. 4.13 indicates that the characteristic impedance is close to 25 Ω. The 
S21 phase response shows that the phase of the ATL is 180° at 2 GHz as required.  
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Fig. 4.14 shows the schematic of the 25 Ω ATL with shunt capacitances replaced with 
shunt open circuit stubs. Fig. 4.15 shows the S-parameter simulation results with the 
port reference impedance equal to 25 Ω.   
          
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.14  Schematic of the 25 Ω ATL with shunt stubs. 
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Fig. 4.15 also shows the S-parameter responses of the 25 Ω ATL with the shunt 
capacitances for comparison purposes. The S-parameter responses with the shunt 
capacitors are better than the S-parameter responses with the shunt stubs because the 
later suffers from the discontinuities arising due the T-junctions (microstripline and the 
stub junction). The magnitude response of the S11 for the ATL with the shunt stubs is 
better than -30 dB up to 2.6 GHz, indicating that the shunt stubs can be used for 
realising an ATL. Also the magnitude responses of S21 are acceptable for the ATL with 
the shunt stubs. 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.15  Comparison of the circuit simulated S-parameter responses of the 25 Ω               
ATL with shunt capacitors and shunt stubs (Port reference impedance          
= 25 Ω). 
 
The S11 magnitude responses in Fig. 4.15 indicate that the characteristic impedance of 
the ATL is close to 25 Ω. Also it can be seen from the S21 phase response that the phase 
of the ATL is 180° at 2 GHz as required. The circuit simulation of the 25 Ω ATL will 
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for the parasitic coupling, the EM simulation of the 25 Ω ATL is required; section 4.5 
describes the EM simulation of the 25 Ω ATL. 
4.5  EM Simulation of the 25 Ω ATL  
The ATL geometry as shown in Fig. 4.1 will occupy lot of space. To save space and to 
achieve a compact structure, the main microstripline was meandered and stubs were 
placed facing each other. Final ATL structure is shown in Fig. 4.16. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
     Figure 4.16  EM simulation setup for the 25 Ω ATL structure. 
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For the EM simulation the box size and the cell size are shown in Fig. 4.16. Initially the 
EM simulation was carried out with the stub length of 5.6 mm. To find out the 
characteristic impedance of the structure, port impedances were made as variable and 
tuned for minimum returnloss. The EM simulation S-parameter responses of the ATL 
structure showed that the electrical length of the ATL was 180° at 2.4 GHz. To achieve 
the electrical length of 180° at 2 GHz, the stub length was increased to 6.5 mm and the 
structure was EM simulated. The S-parameter responses with the tuned port reference 
impedance of 24.9 Ω are shown in Fig. 4.17; as the ATL structure is symmetric, only 
S11 and S21 responses are shown. 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.17  EM simulated S-parameter responses of the 25 Ω ATL (Port reference         
impedance = 24.9 Ω). 
       
The magnitude of S11 response in Fig. 4.17 suggests that the characteristic impedance 
of the ATL is 24.9 Ω. The phase of the ATL is 180° at 2.1 GHz. The structure shown in 
Fig. 4.16 was used for the final design. 
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4.6 ATL characterisation 
For an ideal transmission line of characteristic impedance Zc, the magnitudes of S11 and 
S22 will be zero (linear) and the magnitudes of S21 and S12 will be unity (linear) when 
tested in a system with reference impedance equal to the characteristic impedance. 
Using the same technique, the characteristic impedance of the DUT can be found out by 
adjusting the port reference impedance until best S11 and S22 responses are obtained and 
the characteristic impedance of the DUT will be the port impedance. However in the 
practical transmission line due to dispersion, the S-parameters will deviate from the 
ideal transmission line. In this project, to characterise the ATL an alternate approach 
was used. 
  
Fig. 4.18 shows a transmission line with characteristic impedance Zc, length ℓ and 
terminated with a reference impedance of Zo. If the transmission line is tested in a 
reference system with the reference impedance Zo where Zo ≠ Zc, then the S-parameter 
responses of the transmission line will be as shown in Fig. 4.19. It can be seen from 
Fig. 4.19 that the magnitude S11 response contains uniform ripples with peaks and 
nulls. The peaks occur when ℓ is an odd multiple of quarter guide wavelength and nulls 
occur at integer multiples of half guide wavelengths. 
 
With reference to Fig. 4.18, if ℓ = λ/4 + nλ/2 for n = 0, 1, 2, 3 …, the input impedance 
is given by [31] 
 Zin = 
o
c
Z
Z 2
.   (38)
S11 can be written as, 
 S11 = .
oin
oin
ZZ
ZZ


 (39)
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Substituting, (38) in (39) 
 S11 = 
o
o
c
o
o
c
Z
Z
Z
Z
Z
Z


2
2
 = 22
22
oc
oc
ZZ
ZZ


.            (40)
 The height of the ripple is equal to: 
 
Conversely if the ripple height is known (eg. from the simulation or measurement), and 
if Zo is greater than Zc, rearranging the equation (41) gives: 
 .
1
1
11
1122






S
S
ZZ oc  (42)
 
The magnitude of S21 response is related to the magnitude of S11 by the unity property 
for the lossless structures [31]:  
  21121 1 SS  (43)
 
As an example, consider Zc = 25 Ω, ℓ = 1.5λ at 2 GHz and Zo = 50 Ω. 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.18  Transmission line with characteristic impedance Zc, length ℓ connected to 
ports with reference impedance Zo. 
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Fig. 4.19 shows the S11 and S21 responses of the transmission line with the 
characteristic impedance Zc equal to 25 Ω and the length equal to 1.5λ at 2 GHz. The 
reference impedance Zo is 50 Ω. The S11 magnitude response shows the ripples of peak 
magnitude of -4.4 dB which is consistent with (41).  
 
 
 
 
 
 
 
 
 
 
 
Figure 4.19  Circuit simulated S-parameter responses of a transmission line with             
Zc = 25 Ω and length = 1.5λ at 2 GHz (Port reference impedance = 50 Ω). 
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same is confirmed from the S11 magnitude response (one of the nulls occurs at that 
frequency). The structure shown in Fig. 4.20 was used for the final layout. 
 
 
 
 
 
 
 
 
 
 
Figure 4.20   EM simulation setup for three 25 Ω ATLs in cascade. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.21  EM simulated S-parameter responses of three 25 Ω ATLs in cascade (Port 
reference impedance = 24.9 Ω).  
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4.7     Experiment description        
4.7.1 Layout 
The layout was generated using MWO and exported to CorelDRAW for adding text and 
mounting hole locators. The physical dimensions of the structure were not changed 
after the structure is exported to CorelDRAW. Two 15 mm long 50 Ω microstriplines 
were added at both ends of the ATL for soldering female SMA connectors. A separate 
50 Ω microstripline was also added for modelling the female SMA connector and the 
SMA connector to microstrip discontinuity. The layout is shown in Fig. 4.22. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.22  Layout of three 25 Ω ATLs in cascade along with a 50 Ω microstripline. 
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A double sided PCB was fabricated using Taconic TLY-5 substrate. The copper on the 
bottom of the PCB was not etched as it forms the ground plane. The PCB was fastened 
to an aluminium base plate using screws. The screws were sufficiently spaced from the 
ATL and the 50 Ω microstripline to avoid any coupling of the screws with the printed 
circuits. The SMA connectors were fastened to the base plate using the screws as 
shown in Fig. 4.23. 
 
 
 
                    Figure 4.23  SMA connector assembly on the base plate. 
 
The photograph in Fig. 4.24 shows the PCB and SMA connectors mounted on the base 
plate.  
 
 
 
 
 
 
 
 
 
 
Figure 4.24  Photo of the fabricated 25 Ω ATL along with the 50 Ω microstripline. 
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4.7.2 Measurement setup 
The S-parameter responses of the 25 Ω ATL were measured using the HP8753D Vector 
Network Analyser. The VNA was calibrated (full two port) using a 3.5 mm calibration 
kit prior to taking the measurements. The Short-Open-Load-Thru (SOLT) calibration 
method was used. The male SMA connectors of the VNA test port cables were torqued 
using a torque spanner. Fig. 4.25 shows the photo of the measurement setup for 
measuring the S-parameters of the 25 Ω ATL and the 50 Ω microstripline. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.25  Photo of the 25 Ω ATL measurement setup. 
 
4.7.3 Test fixture model  
In this section modelling of the SMA connector and the discontinuity effects are 
described. The measurement setup for measuring the S-parameters of a DUT is shown 
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in Fig. 4.26. The measurement plane or the calibration plane is the point where the 
VNA has been calibrated. The measurement and the desired reference planes (DUT 
reference planes) are indicated in Fig. 4.26. 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.26  Measurement setup and modelling of the 50 Ω microstrip through line. 
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Fig. 4.26 also shows the schematic for modelling the SMA connector and the 
discontinuity arising due to the transition from the SMA connectors to the 
microstriplines.  The port impedance of the modelled 2- port network is the reference 
impedance which is 50 Ω. The co-axial sections of the SMA connectors were modelled 
as 50 Ω transmission lines with an electrical length of t° at 2 GHz. The co-axial section 
of the SMA connector is shown in Fig. 4.26. The LC pi sections in the schematic are 
for modelling the discontinuity. The 15 mm long microstriplines with the characteristic 
impedance of 50 Ω, added immediately before and after the DUT were for soldering the 
SMA connectors. The DUT contains the simulated data of the 50 Ω microstripline. The 
values of L1, C1, C2 and t were made as variables and optimised until the modelled      
S-parameter responses are same as the measured S-parameter responses. These 
optimised values will be used in de-embedding [35] the measured data. 
4.7.4 De-embedding method 
Fig. 4.27 shows the setup for de-embedding the measured data. The de-embedding 
process requires the values of L1, C1, C2 and t (Fig. 4.26) to be known. It can be seen in 
Fig. 4.27 that, in the process of de-embedding the measured data of the DUT, the SMA 
connector lengths (t°) were deducted from the measured data followed by the 
discontinuity and the 15 mm long 50 Ω microstriplines. The ‘-‘sign before the values 
indicate the negating. 
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Figure 4.27  Schematic for de-embedding the measured data of the DUT. 
 
 
4.8 Test fixture model optimisation 
The raw measured S-parameter frequency responses of the 50 Ω microstripline are 
shown in Fig. 4.28. Only the S11 (magnitude and phase) and S21 (magnitude and phase)   
responses are shown in Fig. 4.28 as the DUT is symmetric.  
 
Fig. 4.29 shows the measured S-parameter frequency responses and the optimised 
model simulation responses. The reference impedance is 50 Ω. The goals for the 
optimisation were set as the S11 magnitude of the modelled data equal to the S11 
magnitude of the measured data and the S21 phase of the modelled data equal to the S21 
phase of the measured data. The frequency range was 0 Hz to 3 GHz. 
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Figure 4.28   Raw measured S-parameter responses of the 50 Ω microstripline.               
(a) S11 magnitude (dB).  (b) S11 phase (deg).  (c) S21 magnitude (dB).                  
(d) S21 phase (deg). 
 
 
 
 
 
     Magnitude of S11 in dB                                Phase of S11 in degrees 
         Magnitude of S21 in dB                               Phase of S21 in degrees 
     (a)      (b) 
     (c)      (d) 
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The optimised values of the pi network (discontinuity) are:  
L1 = 0.4583 nH,  
C1 = 0.1258 pF,  
C2 = 0.001404 pF.  
The optimised value of the SMA connector (co-axial section) electrical length is: 
t = 27.4° at 2 GHz. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.29  Modelled and measured S-parameter responses of the 50 Ω test structure 
(Port reference impedance = 50 Ω). 
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4.9 25 Ω ATL measurements  
Fig. 4.30 shows the raw measured S-parameter responses of the 25 Ω ATL. Only the 
S11 (magnitude and phase) and S21 (magnitude and phase)   responses are shown here as 
the ATL is symmetric.  
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
  
 
 
 
Figure 4.30  Raw measured S-parameter responses of the 25 Ω ATL.                                 
(a) S11 magnitude (dB).  (b) S11 phase (deg).  (c) S21 magnitude (dB).              
(d) S21 phase (deg). 
 
Magnitude of S11 in dB                                            Phase of S11 in degrees 
     (a)      (b) 
     (c)      (d) 
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For de-embedding the 25 Ω ATL measured data the schematic used is same as the 
schematic shown in Fig. 4.27. The measured raw data in Fig. 4.27 was the measured 
raw data of the 25 Ω ATL. The data assignment for the de-embedding is shown in table 
4.2. The S12 and S22 measured data was made equal to S21 and S11 raw data because the 
25 Ω ATL is symmetric.  
 
 
 
 
 
 
 
Table 4.2  Data assignment for de-embedding the 25 Ω ATL measured data. 
 
The S-parameter frequency responses of the 25 Ω ATL de-embedded measurements are 
plotted along with the 25 Ω ATL EM simulated responses in Fig. 4.31. It can be seen in    
Fig. 4.31 that the 25 Ω ATL de-embedded measurement responses are similar to the 
EM simulated responses. 
 
It can be seen in Fig. 4.31 that the S11 magnitude response has peaks at -4.2 dB 
indicating that the characteristic impedance of the ATL is 24.4 Ω (using (42)). From 
the S21 phase response in Fig. 4.31, the electrical length of the ATL is 180° at about   
2.1 GHz (in between 2 GHz and 2.1 GHz). This is also confirmed from the S11 
magnitude response as one of the nulls occurs at the frequency. The S-parameter 
responses validate the design method used. 
 
Data assignment for de-embedding 
 Measured data             Raw data           
        S11           =            S11 
        S21           =            S21 
        S12           =            S21 
        S22           =            S11 
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 Figure 4.31  De-embedded measured and EM simulated S-parameter responses of the   
25 Ω ATL (Port reference impedance = 50 Ω). 
 
 
 
 
 
 
 
 
 
 
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3
Frequency (GHz)
g
-20
-18
-16
-14
-12
-10
-8
-6
-4
-2
0
-225
-180
-135
-90
-45
0
45
90
135
180
225
S21 magnitude in dB S11 magnitude in dB
S21 phase in 
deg
   
   
M
ag
ni
tu
de
 (d
B
) 
  
   
   
Ph
as
e 
(d
eg
) 
 __ _ __  de_embedded 
______  EM simulated 
 54 
4.10 Size comparison 
A normal 25 Ω microstripline with 180° electrical length on a PCB with substrate 
thickness of 0.787 mm, dielectric constant of 2.2, copper thickness of 0.017 mm and at 
2 GHz will have a width of 6.15 mm and will be 53 mm long. Fig. 4.32 shows the 25 Ω 
meandered microstripline.  
 
 
 
 
 
 
 
 
 
 
Figure 4.32  A 25 Ω meandered microstripline.   
 
The meandered microstripline with a gap of 2.4 mm (3 times substrate thickness) was 
EM simulated. For further size reduction the meandered microstripline with 1 mm gap 
was also EM simulated. The meandered microstripline shown in Fig. 4.32 is with 1 mm 
gap. The box and cell size for the EM simulation are shown in Fig. 4.32. The              
S-parameter responses of the meandered microstriplines with gaps 2.4 mm and 1 mm 
are shown in Fig. 4.33. 
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Figure 4.33  EM simulated S-parameter responses of the 25 Ω meandered microstriplines. 
 
Comparing the meandered microstriplines S-parameter frequency responses in Fig. 4.33 
with the EM simulated S-parameter frequency responses of the 25 Ω ATL (Fig. 4.17), it 
can be concluded that the ATL has a better response compared to the meandered 
microstriplines. This confirms that the meander lines suffer from the coupling between 
adjacent bends and the bends limit the bandwidth. Though the scales of the two figures 
(Fig. 4.17, Fig. 4.33) are different the magnitudes of S11 can be compared.  
 
 
Size of the 25 Ω ATL with 180° electrical length (2.1 GHz) = 22 mm x 19 mm             
= 418 sq. mm. Size of the 25 Ω meandered microstripline with 180°                  
electrical length (2 GHz) = 34 mm x 15 mm = 510 sq. mm. The design of the 25 Ω ATL 
resulted in 18% reduction in area compared to the meandered microstripline. 
 
 
0.5 1 1.5 2 2.5 3
Frequency (GHz)
-30
-25
-20
-15
-10
-5
0
-2.5
-2
-1.5
-1
-0.5
0
-225
-135
-45
45
135
225
S11 magnitude in dB
S21 magnitude in dB
S21 phase
1mm gap
1mm gap2.4mm gap
S21 phase
S21 mag in dB 
S11 mag in dB 
1 mm gap
1  gap
2.4 mm gap 
  
M
ag
ni
tu
de
 (d
B
) 
M
ag
ni
tu
de
 (d
B
) 
   
  P
ha
se
 (d
eg
) 
 56 
CHAPTER FIVE 
7 Ω ARTIFICIAL TRANSMISSION LINE 
5.1 Introduction 
A 7 Ω microstripline will have a width of 27 mm on a 0.787 mm thick substrate with a 
dielectric constant of 2.2 and at 2 GHz. The width is close to λg/4 at 2 GHz and such a 
wide microstripline will have problems with higher order modes [36] and would not 
behave as a one-dimensional transmission line at 2 GHz. The design of a 7 Ω 
transmission line with electrical length of 90° at 2 GHz using the ATL concept to 
reduce the size of the transmission line is discussed in this chapter. A 0.787 mm thick 
TLY-5 substrate with a dielectric constant of 2.2 was used for the ATL fabrication. 
 
It will be shown that ATLs with characteristic impedance less than 10 Ω are difficult to 
realise. It will also be shown that, to realise such a low characteristic impedance ATL, 
two identical ATLs are connected in parallel with characteristic impedance twice that 
of the desired characteristic impedance i.e. to realise a 7 Ω ATL, two 14 Ω ATLs will 
be connected in parallel. The parametric analysis was carried out to find out the most 
suitable parameters for realising the 7 Ω ATL and the details of the analysis is given in 
section 5.2. The circuit simulation for the 7 Ω ATL is described in section 5.3 and the 
experimental description and the results are given in section 5.4. 
 
5.2 Parametric analysis 
In this analysis the relation between the parameters of the ATL is studied to find a 
suitable width of the microstrip, the shunt capacitance required and the length of the 
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unit cell for realising a 7 Ω ATL. The parameters used for the analysis were, ATL = 90 
at 2 GHz, h = 0.787 mm, ZoATL = 7 Ω and r = 2.2. The analysis was carried out with 
imposed constraints such as the minimum width of the microstripline 0.5 mm 
(fabrication limitation) and the maximum stub length of 0.1λg.   
 
5.2.1 Relation between d and WTL 
Using (24) the relation between d and WTL for various values of N is shown in Fig. 5.1. 
Fig. 5.2 shows the various labels used in equation (24). If a stub with 0.5 mm width is 
chosen and if the spacing between the stubs is 0.6 mm, then a minimum d of 1.1 mm is 
required. The dark thick line in Fig. 5.1 is for d =1.1 mm. It can be observed in Fig. 5.1 
that, N =19 to 25 cannot be used as d will become less than 1.1 mm. 
         
 
 
 
 
 
 
 
 
 
 
 
Figure 5.1   Plot of d versus WTL for a 7 Ω ATL.  
 
WTL  (mm) 
 
N increased in steps of one 
WTL (mm) 
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d 
   ℓStub 
WTL 
WStub  
Figure 5.2   A typical ATL structure. 
 
5.2.2 Relation between Cp and WTL 
If the stubs are placed on both sides of the microstripline as shown in Fig. 5.3, then the 
required stub capacitance will be halved and that means short stubs can be used. 
Equation (27) can be written as: 
 
oATLoTL
oATLoTLATL
p ZZN
ZZ
C 2
22
2
)(

  (44) 
 
  
 
 
 
 
            Figure 5.3   ATL with stubs on both sides. 
  
 
Using (44) the relation between Cp and WTL for various values of N is shown in        
Fig. 5.4. It can be seen in Fig. 5.4 that for an ATL with the same characteristics, if WTL 
is increased then a small value of the shunt capacitance can be used. From Fig. 5.4, the 
capacitance that can be used is 0.3 pF with WTL equal to 18 mm and N equal to 17, 
 
 
 
Stubs on both
sides                     WTL          ZoTL
  WST
   l 
 d 
WStub 
lStub 
Stubs on both 
sides o
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which is very small. That means to achieve a small capacitance WTL and N have to be 
large. With large WTL there can be problems associated with higher mode excitations. 
 
 
 
 
 
 
 
                 
 
 
Figure 5.4   Plot of Cp versus WTL for a 7 Ω ATL. 
 
5.2.3 Relation between ℓStub and WStub 
Using (30) the relationship between WStub and ℓStub for various values of WTL and N 
equal to 18 is shown in Fig. 5.5. The maximum stub length is limited to 0.1λg which is 
shown with a dark line. It can be seen in Fig. 5.5 that, if the stub length is limited to 
0.1λg and if the range of WTL is between 6 mm to 12 mm (small WTL is better), then the 
stub width will be more than 1.5 mm. But the width of the stub has to be smaller than 
the d. Also, increase of the stub width means an increase in d and that results in, an 
increase in the ATL length. It can be seen in Fig. 5.1 that if d is increased to more than 
1.5 mm, then N has to be limited to 14 and below. If N is reduced to 14, then a large 
WTL is required to limit the stub length below 0.1λg. 
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Figure 5.5   Plot of ℓStub versus WStub for a 7 Ω ATL. 
 
The parametric analysis done so far is summarised as: 
From Fig. 5.1, N cannot be more than 18 as d will be less than 1.1 mm (stub width    
0.5 mm). From Fig. 5.4, for N =18, the capacitance required will be large if small WTL 
is used and large capacitance means long and wide stubs which results in increase in 
the ATL size. Also from Fig. 5.4, with WTL equal to 18 mm, the required stub 
capacitance is 0.3 pF which is very small, but large widths (WTL) are at risk from higher 
mode excitations. From Fig. 5.5, if a small WTL is used to realise the ATL, then long 
stubs are required which violates the maximum length constraint (0.1λg). From the 
parametric analysis done so far, it can be concluded that there is a conflict in choosing 
the parameter values to realise a compact 7 Ω ATL structure.  To realise a compact 
ATL structure, use of lumped capacitors in place of stubs is considered. The parametric 
analysis was extended to find out the parameter values of WTL and Cp (lumped) for 
realising the 7 Ω ATL. 
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5.2.4 Relation between ZoATL and WTL with varying Cp 
Substituting the values of L and C from (3) and (4) in (18) 
 



 

d
C
Z
ZZ
p
pTLoTL
pTL
oTL
oATL

1
 . 
(45) 
 
Using (45) the relation between ZoATL and WTL, for various values of Cp is shown in  
Fig. 5.6. The lumped capacitors used in this project were of 0603 size, i.e. 1.6 mm long 
and 0.8 mm wide. If two capacitors are placed with 1 mm spacing between them as 
shown in Fig. 5.7, then a minimum d of 1.8 mm is required. So the d was fixed at 2 mm 
for this parametric analysis. 
 
Figure 5.6   Plot of  ZoATL versus WTL for different values of Cp for d = 2 mm. 
 
It can be seen in Fig. 5.6 that a small characteristic impedance ATL can be realised 
with a large value of shunt capacitance. The two dark lines in Fig. 5.6 indicate ZoATL 
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equal to 14 Ω and 7 Ω. It can be seen in Fig. 5.6 that, for ZoATL equal to or less than    
10 Ω, the change in WTL has a very small affect for the same value of capacitance.  
 
 
 
 
  
Figure 5.7  Two 0603 size capacitors with 1 mm spacing. 
 
5.2.5 Relation between ZoATL and WTL with varying N 
Equation (24) can be written as: 
 oATLZ  =
pTLATL
oTL
v
NdZ

 . (46) 
Using (46) the relation between ZoATL and WTL for various values of N is shown in    
Fig. 5.8.  The two dark lines indicate ZoATL equal to 14 Ω and 7 Ω. 
 
 
 
 
 
 
 
 
 
 
           Figure 5.8  Plot of  ZoATL versus WTL for different values of N.  
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From Fig. 5.8 it can be seen that, N should be less than 3 to realise a 7 Ω ATL. From 
Fig. 5.6 and Fig. 5.8 it is evident that realising a 7 Ω ATL is difficult using the current 
methods. So to realise a 7 Ω ATL an alternate approach was chosen. A 7 Ω ATL can be 
realised by connecting two 14 Ω ATLs in parallel. To realise a 14 Ω ATL the values of 
WTL, shunt capacitance value (Cp) and number of shunt capacitors (N) can be read from 
Fig. 5.6 and 5.8. The capacitor values available for this project are 1 pF, 2 pF, 4.7 pF 
and 10 pF. With the available values of capacitors, d and N are calculated using (24) 
and (27), and tabulated in table 5.1. WTL was 2.4 mm.   
      Cp       N     d 
     1 pF       9    1 mm 
     2 pF       4   2.1 mm 
     4.7 pF       2    4.7 mm 
     10 pF       1    10 mm 
 
Table 5.1  N and d values for various Cp values for realising a 14 Ω ATL. 
 
The values of Cp equal to 1 pF cannot be used as d cannot be less than 1.8 mm              
(Fig. 5.7) and Cp equal to 4.7 pF and 10 pF cannot be used as N has to be less than 3. 
So Cp = 2 pF was chosen and the final parameter values used for realising the 14 Ω 
ATL are shown in table 5.2. 
Parameter Value 
WTL 2.4 mm 
N 4 
Cp 2.0 pF 
d 2.1 mm 
    
Table 5.2  Parameter values for realising a 14 Ω ATL. 
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5.3 Circuit simulation 
The parameters values obtained (Table 5.2) were used for the circuit simulation.      
Fig. 5.9 shows the schematic of the 14 Ω ATL. 
 
 
 
 
 
 
Figure 5.9  Schematic of the 14 Ω ATL.  
 
Fig. 5.10 shows the S-parameter simulation response of the circuit shown in Fig. 5.9. 
The S11 magnitude response shows that the characteristic impedance of the ATL is 
close to the reference impedance, 14.7 Ω and the phase is close to 90° at 2 GHz.  
 
Figure 5.10  Circuit simulated S-parameter responses of the 14 Ω ATL (Port reference    
                    impedance = 14.7 Ω). 
  
  
S21 phase 
 
 S21 magnitude  
M
ag
ni
tu
de
 (d
B
) 
   
  P
ha
se
 (d
eg
) 
S11 magnitude
CAP
ID=C1
C=c pF
CAP
ID=C2
C=c pF
CAP
ID=C3
C=c pF
CAP
ID=C4
C=c pF
MLIN
ID=TL1
W=w mm
L=l/2 mm
MLIN
ID=TL2
W=w mm
L=l mm
MLIN
ID=TL3
W=w mm
L=l/2 mm
MLIN
ID=TL4
W=w mm
L=l mm
MLIN
ID=TL5
W=w mm
L=l mm
MSUB
Er=2.2
H=0.787 mm
T=0.017 mm
Rho=1
Tand=0.005
ErNom=2.2
Name=SUB1
PORT
P=1
Z=z Ohm
PORT
P=2
Z=z Ohm
l=2.1
z=14
w=2.4
c=2.18
WTL =2.4 mm 
  Cp = 2 pF 
   d  2.1 mm 
  Z  4.7 Ω 
 65
To obtain a characteristic impedance of 7 Ω, two 14 Ω ATLs were connected in 
parallel. The schematic in Fig. 5.11 shows two 14 Ω ATLs connected in parallel. The 
S-parameter frequency response is shown in Fig. 5.12.  
 
 
 
 
 
 
 
 
Figure 5.11   Schematic of two 14 Ω ATLs in parallel. 
 
 
 
   
 
 
 
 
 
 
 
 
 
 
Figure 5.12  Circuit simulated S-parameter responses of two 14 Ω ATLs in parallel (Port 
reference impedance = 7.38 Ω). 
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The S11 magnitude response in Fig. 5.12 shows that the 7 Ω ATL can be realised by 
connecting two 14 Ω ATLs in parallel. 
 
Generally capacitors have parasitic inductances. The 2 pF capacitors used in this 
project are from American Technical Ceramic (ATC), and are 600S series chip 
capacitors. From the data sheet attached in Appendix 2, the self resonance frequency of 
a 2 pF capacitor is about 8.4 GHz and that means the parasitic inductance of the 
capacitor is 0.178 nH. 
 
The circuit simulation was carried out with the capacitors with their parasitic 
inductances. The schematic is shown in Fig. 5.13. 
 
 
 
 
 
 
 
 
 
Figure 5.13  Schematic of the 7 Ω ATL with 2 pF capacitors and its parasitic inductance. 
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magnitude response in Fig. 5.14 indicates that the characteristic impedance of the ATL 
is close to the port reference impedance 7.38 Ω. 
 
 
 
 
 
 
 
 
 
Figure 5.14  Circuit simulated S-parameter responses of the 7 Ω ATL with capacitors 
with parasitic inductances (Port reference impedance 7.38 Ω). 
 
5.3.1 Layout Geometry 
The layout geometry for the 7 Ω ATL is shown in Fig. 5.15. The length of the ATL is       
8.4 mm and the width is 7 mm. The capacitors were placed inwards to achieve a 
compact structure. The two 2.4 mm main microstriplines were connected together with 
a 0.2 mm microstrip as shown in Fig. 5.15. 
 
 
 
 
 
 
 
                              Figure 5.15  7 Ω ATL layout geometry. 
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One end of the capacitor was soldered to the main microstrip (2.4 mm) and the other 
end was soldered to the 1 mm wide microstrip in the centre as shown in Fig. 5.16. In 
Fig. 5.15, the vias on the central microstrip (in the middle) were required to connect the 
central microstrip to the bottom ground layer to give the ground connection for the 
capacitors. Three vias were used for the grounding requirement as shown in Fig 5.15. 
 
 
 
                  
 
 
 
 
Figure 5.16  Assembly of the capacitors.  
 
The width of the central microstrip cannot be reduced any further, because two 
capacitors have to be soldered on the microstrip as shown in Fig. 5.16. A gap of        
0.6 mm was maintained all around the central microstrip (ground) to avoid any 
coupling. 
 
A double sided PCB was fabricated and the bottom layer was not etched and kept for 
the ground plane. The PCB was fastened to an aluminium base plate using screws, and 
the SMA connectors were screwed onto the base plate as shown in Fig. 5.17.   
 
 
 
 Figure 5.17  Assembly of the SMA connector on base plate.   
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The resources to fabricate printed through holes (via) were not available so thin wires 
were inserted through the three via holes (ref Fig. 5.16) and soldered at top and bottom 
layers of the PCB for grounding requirements. It is important that the PCB and the base 
plate make good contact so that common ground is maintained. To avoid the bulging of 
the PCB and the improper grounding due to the solder built up of the wires soldered in 
the bottom layer (Fig. 5.16), the base plate was milled i.e. material from the base plate 
was removed to form a rectangular slot as shown in Fig. 5.18. The solder built up will 
be positioned in the slot so that the bulging of the PCB is avoided. 
 
 
Figure 5.18  Rectangular slot in the base plate. 
 
The circuit simulations done so far did not take the bends and T-junctions into account. 
One of the aspects of the microstrip behaviour is the evanescent modes around 
discontinuities arising due to abrupt change in the current direction. To include the 
discontinuity effects due to evanescent modes, the EM simulation was carried out for 
the bends and T-junction together. Fig. 5.19 shows the places where the bends and           
T-junctions were located for the circuit simulation. Fig. 5.20 shows the structure of the 
bends and T-junction together for the EM simulation. In the EM simulation setup the 
box size used was 20 mm x 20 mm and the cell size was 0.1 mm x 0.1 mm. 
 
 
 
 
 
 
 
                         Figure 5.19  Circuit simulation model with bends and T-junctions. 
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                  Figure 5.20  EM simulation of the discontinuities in the evanescent modes. 
 
The EM simulated data was exported to the circuit simulation. Fig. 5.21 shows the 
schematic of the 7 Ω ATL with EM simulated bends and T-junctions. The circuit 
simulation S-parameter frequency responses are shown in Fig. 5.22. 
 
 
 
            
 
 
  
 
 
Figure 5.21  7 Ω ATL schematic with EM simulated bends and T-junctions. 
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Figure 5.22  Circuit simulated S-parameter responses of the 7 Ω ATL with EM simulated 
bends and T-junctions together (Port reference impedance = 7.38 Ω). 
 
The port impedances are tuned for minimum returnloss. The S11 magnitude response in    
Fig. 5.22 shows that the ATL’s characteristic impedance is close to the reference 
impedance 7.38 Ω.  
5.3.2 EM Simulation of the 7 Ω ATL 
During the circuit simulation, parasitic coupling effects between transmission lines 
were not taken into consideration. To account for the parasitic coupling effects the EM 
simulation of the 7 Ω ATL structure is required. The ATL structure for EM simulation 
is shown in Fig. 5.23. For the EM simulation the box size used was 50 mm x 40 mm 
and the cell size was 0.1 mm x 0.1 mm. 
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Figure 5.23  EM simulation setup for the 7 Ω ATL structure. 
 
The box was closed in all directions. The EM simulation of the ATL geometry shown 
in Fig. 5.23 does not include the lumped capacitances. To include the shunt 
capacitances in the simulation, the EM simulated results of the ATL were made as a 
sub-circuit and exported to the circuit simulation. The internal ports in Fig. 5.23 are the 
places where the lumped capacitances will be connected in the circuit simulation.  
 
The effects of the thin wire (inductance) used as a via for connecting the top and 
bottom layers of the PCB are required to be incorporated in the simulations. The 
dimensions of the wire were 0.8 mm diameter and 0.787 mm length (substrate 
thickness). To find out the inductance of the wire, the circuit simulation of the wire 
model as shown in Fig. 5.24 was carried out and the input impedance versus frequency 
response was plotted in Fig. 5.25. The input impedance (imaginary) of the wire at        
2 GHz is 2.2 Ω and that corresponds to an inductance value of 180 pH.  
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    Figure 5.24  Schematic of the wire (via) model. 
  
 
 
 
 
 
 
 
 
 
Figure 5.25  Input impedance of the thin wire. 
 
The schematic for the circuit simulation with shunt capacitances and their parasitic 
inductances is shown in Fig. 5.26. The inductances (modelled) of the three wires used 
as vias were also included in the circuit simulation shown in Fig. 5.26. The port 
reference impedance Z was tuned until minimum returnloss was obtained. The circuit 
simulation results are shown in Fig. 5.27.  
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Figure 5.26  Schematic of the 7 Ω ATL with EM simulated data, capacitors and via model. 
  
 
In Fig. 5.27, the minimum S11 magnitude response was obtained with the reference 
impedance equal to 7.2 Ω meaning that the characteristic impedance of the ATL is    
7.2 Ω. It can also be seen from Fig. 5.27 that the phase of the 7 Ω ATL is 90° at        
1.7 GHz. A ripple around 2.3 GHz can also be seen in the S11 and S21 magnitude 
responses and also in the S21 phase response. This may be due to the inductance of the 
via model (used for grounding). The S-parameter results of the circuit and EM 
simulations validate the design methods used for realising the 7 Ω ATL. 
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  Figure 5.27  EM simulated S-parameter responses of the 7 Ω ATL (Port reference 
impedance = 7.2 Ω). 
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5.4 Experiment description and results 
5.4.1 Layout 
The layout was generated using MWO and then exported to CorelDRAW for adding 
mounting hole locations and the text. The photo of the assembled PCB with base plate 
is shown in Fig. 5.28. A 2.4 mm wide and 19 mm long microstrip (50 Ω) was connected 
at both ends of the ATL for soldering the SMA connectors. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5.28  Photo of the fabricated 7 Ω ATL. 
 
5.4.2 Measured results of the 7 Ω ATL 
The measurements of the ATL were carried out with the HP8753D Vector Network 
Analyser. The VNA was calibrated (full two port) using a 3.5 mm calibration kit and 
then the measurements were taken. The Short-Open-Load-Thru (SOLT) calibration 
method was used. The male SMA connectors of the VNA test port cables were torqued 
using a torque spanner. Fig. 5.29 shows the raw S-parameter results. As the ATL is 
symmetric, only the S11 magnitude and phase and S21 magnitude and phase are shown. 
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Figure 5.29  Raw measured S-parameter results of the 7 Ω ATL.  (a) S11 magnitude (dB).   
                    (b) S11 phase (deg).  (c) S21 magnitude (dB).  (d) S21 phase (deg).               
                   
                                  
 
S11 magnitude in dB                                                 S11 phase in deg 
    S21 magnitude in dB                                                           S21 phase in degrees 
  (a)   (b) 
  (c)   (d) 
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5.4.3 De-embedding the measured data 
The measured data includes the 50 Ω microstriplines connected to the ATL at both ends 
as shown in Fig. 5.30. DUT reference planes are also shown in Fig. 5.30. 
 
 
 
 
 
 
         
Figure 5.30  7 Ω ATL reference planes. 
 
The 50 Ω microstriplines were de-embedded from the measured data to get the 7 Ω 
ATL results. The process of modelling the 50 Ω microstripline was explained in detail 
in Chapter 4. The values obtained for the SMA connector electrical length (t°) and the 
values of L1, C1 and C2 (discontinuity model) in 50 Ω microstripline modelling were 
applied in the de-embedding of the 7 Ω ATL measured data. The electrical length of the 
50 Ω microstrip connected at both ends of the ATL can be calculated as the physical 
length is known. 
 
The schematic for the de-embedding of the 7 Ω ATL measured data is the same as the 
schematic used for the de-embedding of the 25 Ω ATL (Fig. 4.27). For the                  
de-embedding of the 7 Ω ATL, the measured data in Fig. 4.27 is the measured data of 
the 7 Ω ATL and 19 mm long 50 Ω microstriplines are de-embedded in place of 15 mm 
long 50 Ω microstriplines. The data assignment for the de-embedding is shown in table 
5.3. The reference impedance was tuned until minimum returnloss is obtained and the 
S-parameter responses of the de-embedded measurements are shown in Fig. 5.31. 
DUT reference planes 
19 mm long 50 Ω microstripline 19 mm long 50 Ω microstripline 
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Table 5.3  Data assignment for de-embedding the 7 Ω ATL measured data. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 5.31  De-embedded measured S-parameter responses of the 7 Ω ATL (Port 
reference impedance = 5.9 Ω).   
                      
 
The tuned port reference impedance is 5.9 Ω, meaning the ATL characteristic 
impedance is 5.9 Ω. The phase of the ATL is 90° at 1.8 GHz. It can be concluded from 
the results of the circuit simulation, EM simulation and the de-embedded measured 
results that the design equations and the design method used in realising the 7 Ω ATL 
are valid.  
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CHAPTER SIX 
ASYMMETRICAL POWER SPLITTER 
6.1 Introduction 
In this chapter the design and realisation of an asymmetrical power splitter is described. 
Different methods have been used in realising the asymmetrical power splitter [22-27] 
based on the Wilkinson power divider. In these papers the power splitter was realised 
by using one of the quarter-wavelength arms with high characteristic impedance 
transmission lines. In this project, the asymmetrical power splitter was realised by 
using the quarter-wavelength arms with the low impedance transmission lines. The 
design and fabrication of the 25 Ω and 7 Ω ATLs was described in Chapters 4 and 5 
respectively and these two ATLs were used in realising the asymmetrical power 
splitter. The desired centre frequency of the asymmetrical power splitter was 2 GHz. 
The theory of the asymmetrical power splitter is given in section 6.2. In section 6.3, the 
design of a 25 Ω ATL with 90° phase is described and in section 6.4, details of the 
simulation of the asymmetrical power splitter is given. Sections 6.5 and 6.6 describe 
the experimental description and the measured results and the de-embedded measured 
results of the asymmetrical power splitter.    
 
6.2 Theory 
The block diagram of an asymmetrical power splitter based on the Wilkinson power 
splitter is shown in Fig. 6.1. The power splitter has two quarter-wavelength arms with 
the characteristic impedances Zo2 and Zo3 and was terminated with the reference 
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impedance Zo. Zin2 is the input impedance of the quarter-wave transmission line with 
the characteristic impedance Zo2 and Zin3 is the input impedance of the quarter-wave 
transmission line with the characteristic impedance Zo3; Zin2 is not equal to Zin3. Pin is 
the power at the input port and the P2 and P3 are the powers delivered to the 
terminations at the output ports. V1 is the voltage at the input port. There is an input 
quarter-wavelength transmission line (Fig. 6.1) with the characteristic impedance of 
Zo1. The input quarter-wave transmission line was terminated with the reference 
impedance Zo at the input side.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.1  An asymmetrical power splitter. 
   
The quarter-wave transmission line behaves as an impedance transformer and the 
characteristic impedance of a quarter-wave transformer will be equal to square root of 
the input and output impedances. The input impedance Zin2 can be written as: 
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Input quarter-wave line 
Port 1      
Port 2     
Pin     
P2       
P3      
λ/4   
λ/4   
Zo3    
Zo2   
Zo      
Port 3   
Zo     
Zin2   
Zin3   
Zo     
λ /4     
Zo1   
   
Z j   
V1      Vj   
+
-
+
-
 82
Similarly,                          
 
o
o
in Z
ZZ
2
3
3  . (48) 
 
If the input impedance of the two quarter-wave transmission lines is Zj  then, 
 
 
32
32
inin
inin
j ZZ
ZZZ  . (49) 
 
Zj is the load for the input quarter-wave transmission line and if the input is matched to 
Zo then, 
 ojo ZZZ 1 . (50) 
 
Since Pin is the input power to the power splitter, 
 
o
in Z
VP
2
2
1 . (51) 
 
As the quarter-wave transmission lines are lossless, the input power Pin is delivered to 
Zj. If Vj is the voltage at Zj then,                                          
 jinj ZPV 2 . (52) 
 
Since Vj is the voltage at the junction of the three quarter-wave transmission lines, 
power delivered to port 2 termination,   
 
2
2
2 2 in
j
Z
V
P  . (53) 
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Substituting (47) in (53):    
 




o
o
j
Z
Z
V
P
2
2
2
2
2
. 
(54) 
 
Similarly power delivered to port 3 termination,  
 



o
o
j
Z
Z
V
P
2
3
2
3
2
. 
 
(55) 
 From (54) and (55), 
 
 
 
                  2
2
2
3
3
2
o
o
Z
Z
P
P  . (56) 
  
Therefore for a power splitter shown in Fig. 6.1, the output power split ratio is 
inversely proportional to the square of the individual characteristic impedances of the        
quarter-wavelength arms.  
 
In this project the reference impedance was 50 Ω and the two quarter-wavelength arms 
characteristic impedances were 25 Ω and 7 Ω. The input impedance of the 7 Ω      
quarter-wave arm can be calculated using (47) and is equal to 1 Ω. Similarly for the   
25 Ω quarter-wave arm the input impedance can be calculated using (48) and is equal to 
12.5 Ω. The input impedance Zj can be calculated using (49) and is equal to 0.9 Ω. 
 
The input quarter-wave transmission line is required to match the load impedance of 
0.9 Ω to 50 Ω. The characteristic impedance of the input quarter-wave transmission 
line, Zo1 = 9.050  = 6.7 Ω. As the characteristic impedance of the input quarter-wave 
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transmission line is very close to 7 Ω, the 7 Ω ATL was used for the input quarter-wave 
transmission line. Since Zo1 is equal to Zo2, S32 will be equal to S31.  
6.3 25 Ω ATL with 90° phase length 
In Chapter 4, a 25 Ω ATL with an electrical length of 180° at 2 GHz was realised. To 
realise a 25 Ω ATL with 90° electrical length at 2 GHz the ATL structure was cut into 
two halves; each half will be of quarter-wavelength.  Fig. 6.2 shows the ATL structure 
of the 25 Ω ATL with the electrical length of 90° at 2 GHz.  
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.2  EM simulation setup for the 25 Ω ATL structure with 90° electrical length at  
2 GHz. 
  
 
An EM simulation was carried on the structure shown in Fig. 6.2. The box size was     
50 mm x 50 mm and the cell size was 0.1 mm x 0.1 mm. To determine the ATL’s 
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characteristic impedance, the port impedances were tuned until the minimum S11 
(magnitude) was obtained. Fig. 6.3 shows the S-parameter results of the 25 Ω ATL with 
the port impedance tuned to 25.1 Ω.  The magnitude response of S11 indicates that the 
characteristic impedance of the ATL is close to the reference impedance and that means 
the characteristic impedance of the ATL is 25.1 Ω.  From the S21 phase response it can 
be seen that the phase of the ATL is 90° at 1.9 GHz.     
  
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.3  EM simulated S-parameter responses of the 25 Ω ATL with 90° electrical 
length at 1.9 GHz (Port reference impedance = 25.1 Ω). 
 
6.4 Simulation of the asymmetrical power splitter 
Fig. 6.4 shows the schematic of the asymmetrical power splitter. The asymmetrical 
power splitter consists of an input matching quarter-wave transmission line and two 
quarter-wavelength arms. The characteristic impedances of the two quarter-wavelength 
arms of the asymmetrical power splitter are 25.1 Ω and 7.2 Ω which results in a power 
split ratio of 10.8 dB. All the three ports are terminated with 50 Ω. The circuit 
simulated S-parameter results are shown in Fig. 6.5.  
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Figure 6.4  Schematic of the asymmetrical power splitter. 
 
 
 
 
 
 
 
 
  
 
 
A: EM structure of the 7 Ω ATL             B: EM structure of the 25 Ω ATL 
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Figure 6.5  Circuit simulated S-parameter responses of the asymmetrical power splitter 
(Port reference impedance = 50 Ω).  (a) Magnitudes of S11, S22 and S33 in dB.              
(b) Magnitudes of S21, S31 and S32 in dB.  (c) Phase difference of S21 and S31 in 
degrees.      
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From Fig. 6.5 (b), the power divider split ratio can be found from the magnitudes of S21 
and S31 which is equal to 10.1 dB at the centre frequency of 1.8 GHz. From Fig. 6.5 (c), 
it can be observed that the phase difference between S21 and S31 is very small at the 
centre frequency as required. It can also be seen that the magnitudes of S31 and S32 are 
equal. From Fig. 6.5 (a), the magnitude responses of S11 and S22 show that the input 
port and port 2 of the power divider are well matched to 50 Ω at the centre frequency. 
The S33 (magnitude) result shows that port 3 is not well matched to 50 Ω. The parallel 
connection of the 7 Ω quarter-wave lines (Fig. 6.1) means that the input impedance 
seen by the 25 Ω quarter-wave arm is                 
                                             =
50
7
50
7 22  = 0.49 Ω.     
Port 3 input impedance = 1275
49.0
252  Ω. 
So,                                 924.033 S   
                                              ,69.0 dB  
and hence port 3 is highly mismatched.  
 
6.5 Experimental description  
The layout of the asymmetrical power splitter is shown in Fig. 6.6. The layout was 
generated using MWO and exported to CorelDRAW for adding text and mounting hole 
locators. The 50 Ω microstriplines of 19 mm length were added at the input and the 
output ports of the asymmetrical power splitter for soldering the SMA connectors. A 
separate 7 Ω ATL was also added in the layout for characterising the ATL. The 
experimental results of the 7 Ω ATL were discussed in Chapter 5.  
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Figure 6.6  Layout of the Power splitter along with the 7 Ω ATL. 
 
 
A double sided PCB was fabricated using Taconic TLY-5 substrate. The PCB was 
fastened to an aluminium base plate using screws. The screws were sufficiently spaced 
from the ATL and the power splitter to avoid any coupling of the screws with the 
printed circuits. The SMA connectors were fastened to the base plate using the screws 
and the centre pins of the SMA connectors were soldered to the ports of the power 
splitter. Fig. 6.7 shows the photo of the assembled PCB and the SMA connectors 
mounted on the base plate. 
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Figure 6.7  Photo of the fabricated asymmetrical power splitter along with the 7 Ω ATL. 
  
6.6 Measured results 
The S-parameter responses of the power splitter were measured using the HP8753D 
Vector Network Analyser. The VNA was calibrated (full two port) using a 3.5 mm 
calibration kit prior to taking the measurements. The Short-Open-Load-Thru (SOLT) 
calibration method was used. The male SMA connectors of the VNA test port cables 
were torqued using a torque spanner. 
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6.6.1 Measurement setup 1 
As the power splitter has 3 ports, two sets of measurements were taken. The first set of 
measurements was taken with port 3 terminated with 50 Ω as shown in Fig. 6.8. The 
measurement results are shown in Fig. 6.9. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.8   Power splitter measurement setup 1. 
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Figure 6.9  Raw measured S-parameter responses of the power splitter (setup 1).             
(a) S11 magnitude and phase.  (b) S21 magnitude and phase.                           
(c) S22 magnitude and phase. 
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6.6.2 Measurement setup 2 
The second set of measurements was taken with port 2 terminated with 50 Ω as shown 
in Fig. 6.10. The measurement results are shown in Fig. 6.11. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.10  Power splitter measurement setup 2. 
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Figure 6.11  Raw measured S-parameter responses of the power splitter (setup 2).          
(a) S11 magnitude and phase.  (b) S21 magnitude and phase.                           
(c) S22 magnitude and phase. 
 
 
 
(b) 
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6.6.3 De-embedded measured data 
 
The measurements were taken with the additional 50 Ω microstriplines added to the 
asymmetrical power splitter for connecting the SMA connectors. To obtain the results 
of the power splitter, it is necessary to remove the 50 Ω microstripline lengths and the 
discontinuity effects of the SMA connector. The process of modelling the 50 Ω 
microstripline was explained in detail in Chapter 4. The values obtained for the SMA 
connector electrical length (t°) and the values of L1, C1 and C2 (discontinuity model) in 
the 50 Ω microstripline modelling were applied in de-embedding the power splitter 
measured data.  
 
The de-embedding method is explained in Chapter 4. The schematic for de-embedding 
the power splitter measured data is same as the schematic shown in Fig. 4.27. The 
measured data in Fig. 4.27 was replaced with the measured data of the power splitter 
and 19 mm long 50 Ω microstriplines were de-embedded in place of 15 mm long 50 Ω 
microstriplines.  To get the power splitter output power split ratio the de-embedding 
was applied to the measured data from the measurement setups 1 and 2. The data 
assignment for the de-embedding is shown in the table 6.1. 
 
 
 
 
 
 
Table 6.1   Data assignment for the de-embedding of the measured data of the power 
splitter. 
 
Data assignment for the de-embedding 
 Measured data             Raw data          
        S11           =            S11 
        S21           =            S21 
        S12           =            S21 
        S22           =            S22
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The S-parameter plots of the de-embedded measured results are shown in Fig. 6.12. 
The de-embedded results of the S21 and S22 from the measurement setup 2 will become 
S31 and S33. 
 
 
 
 
                                          
 
 
 
 
 
  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.12  De-embedded measured S-parameter responses of the power splitter (Port 
reference impedance = 50 Ω). (a) Magnitudes of S11, S22 and S33 in dB.          
(b) Magnitudes of S21 and S31 in dB.  (c) Phase difference of S21 and S31 in 
degrees.  
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The magnitudes of S11, S22 and S33 are plotted in Fig. 6.12 (a). The magnitudes of S21 
and S31 are plotted in Fig. 6.12 (b) and Fig. 6.12 (c) shows the plot of phase difference 
between S21 and S31 in degrees.  The ratio of magnitudes (dB) of S21 and S31 gives the 
power splitter output power split ratio. 
 
From the de-embedded measured results shown in Fig 6.12, the centre frequency of the 
power splitter is 1.60 GHz. At the centre frequency the phase difference between S21 
and S31 will be zero. The shift in the centre frequency from the desired centre frequency 
(2 GHz) may be due to the junction discontinuities between the three ATLs (7 Ω ATLs 
and 25 Ω ATL). 
 
The magnitude plots of S11 and S22 in Fig. 6.12 (a) show that the input port (Port 1) and 
port 2 are well matched to 50 Ω at the centre frequency. The magnitude results of S33 
show that port 3 is not matched to 50 Ω. In section 6.4, detailed description was given 
on why port 3 is not matched to 50 Ω. 
 
The magnitudes of S21 and S31 are plotted in Fig. 6.12 (b). From the de-embedded 
measured results, the power split ratio is 13 dB at the centre frequency of 1.60 GHz. A 
power splitter with 25 Ω ATL and 7 Ω ATL as the quarter-wave arms should have the 
power split ratio of about 11 dB which is different from the measured de-embedded 
power split ratio. From the de-embedded measured results (Fig. 5.31) of the 7 Ω ATL, 
the characteristic impedance of the ATL is 5.9 Ω and from the de-embedded measured 
results (Fig. 4.31) of the 25 Ω ATL, the characteristic impedance of the ATL is 24.4 Ω. 
The power split ratio calculated using these two characteristic impedances is 12.4 dB 
which is very close to the measured de-embedded power split ratio of 13 dB. 
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The phase difference of S21 and S31 is plotted in Fig. 6.12 (c). The phase difference 
between S21 and S31 is very small at the centre frequency of 1.60 GHz suggesting that 
the electrical length between port 1 and port 2 and port 1 and port 3 is same as required.  
 
The results of the power splitter depend on the characteristic impedances of the ATLs 
that are used and the frequency at which the ATLs will be of quarter-wavelength. The 
other important element is the input matching transformer and in this project to ease the 
realisation of the power splitter a 7 Ω ATL was used though the required Zo of the 
matching transformer was different. Though the results are slightly offset from the 
desired results, this project work demonstrates that an asymmetrical power splitter can 
successfully be constructed using the low impedance ATLs and reasonably good results 
can be obtained. 
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CHAPTER SEVEN 
CONCLUSIONS 
 
The demand for miniaturisation of the electronic circuits is the prime motivation for the 
design and realisation of the low impedance transmission lines and the asymmetrical 
power splitter. A transmission line with characteristic impedance of as low as 7 Ω at    
1.8 GHz was designed and realised in this project. A 25 Ω transmission line at 2.1 GHz 
was also realised. The 7 Ω and 25 Ω transmission lines were realised based on the ATL 
concept and using the design equations [12]. The ATLs were realised on a PCB with a 
substrate thickness of 0.787 mm and dielectric constant of 2.2. An asymmetrical power 
splitter was realised using the 7 Ω ATL and the 25 Ω ATL as the quarter-wave arms.  
 
The circuit and EM simulations were carried out for the design and realisation of the 
ATLs and the asymmetrical power splitter. Microwave Office was used for the circuit 
and EM simulations. The raw measured results of the ATLs and the asymmetrical 
power splitter were de-embedded to get the device measured results. 
 
The 25 Ω ATL was realised using microstriplines only, where as microstriplines and 
chip capacitors were used in realising the 7 Ω ATL. The measured characteristic 
impedance of the realised 25 Ω ATL was 24.4 Ω and the measured electrical length was 
180° at 2.1 GHz. A meandered microstripline (εr = 2.2, h = 0.787 mm) with 
characteristic impedance of 25 Ω and electrical length of 180° at 2 GHz will have a size 
of 34 mm x 15 mm. In this project the 25 Ω ATL with 180° electrical length at 2.1 GHz 
was realised in a size of 22 mm x 19 mm. The design of the 25 Ω ATL resulted in 18% 
reduction in area compared to the meandered microstripline. 
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 It was also shown in this project that the spacing between the adjacent lines can be less 
than 3 times the substrate thickness, and 0.6 mm spacing was used between adjacent 
stubs to realise a compact ATL structure. Meandering and space-filling techniques were 
used to achieve a compact size for the 25 Ω ATL.  
 
A conventional microstripline with characteristic impedance of 7 Ω and electrical 
length of 90° at 1.8 GHz will have a size of about 28 mm x 27 mm (εr = 2.2,                 
h = 0.787 mm). Such a wide (27 mm) microstripline may not behave as a transmission 
line. In this project it was shown that the 7 Ω ATL with 90° electrical length at 1.8 GHz 
can be realised within a size of 7 mm x 8.4 mm which is only 8% of the conventional   
7 Ω microstripline area. The measured characteristic impedance of the realised 7 Ω 
ATL was 5.9 Ω and the ATL was 90° at 1.8 GHz. Though the measured results were 
slightly offset from the specifications, the goal of this project work was primarily to 
verify the feasibility and implementation of the low impedance transmission lines using 
the ATL concept and the measured results prove that the goal was achieved. 
 
The measured results of the power splitter show that the centre frequency of the power 
splitter was 1.6 GHz. At the centre frequency the phase difference between S21 and S31 
will be zero. The shift in the centre frequency from the specification of 2 GHz may be 
attributed to the junction discontinuities. The measured power split ratio was 13 dB 
which is different from the desired power split ratio of 11 dB. The difference in power 
split ratio can be attributed to the measured characteristic impedances of the ATLs 
which were 24.4 Ω and 5.9 Ω. The power split ratio calculated using these two 
characteristic impedances will be 12.4 dB which is very close to the measured power 
split ratio.  
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To conclude, the contributions of the thesis include: design and realisation of a low 
impedance transmission line with characteristic impedance as low as 5.9 Ω and 
electrical length of 90° at 1.8 GHz using the ATL concept; realisation of an 
asymmetrical power splitter with the output power split ratio of 13 dB using the 5.9 Ω 
and 24.4 Ω ATLs as the quarter-wavelength arms. 
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APPENDIX 1 
SUBSTRATE DATA SHEET 
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APPENDIX 2 
ATC 600S SERIES CHIP CAPACITOR DATA SHEET 
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